Espressif Systems /ESP32-P4 /LP_I2S0 /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RX_DONE_INT_ENA)RX_DONE_INT_ENA 0 (RX_HUNG_INT_ENA)RX_HUNG_INT_ENA 0 (RX_FIFOMEM_UDF_INT_ENA)RX_FIFOMEM_UDF_INT_ENA 0 (LP_VAD_DONE_INT_ENA)LP_VAD_DONE_INT_ENA 0 (LP_VAD_RESET_DONE_INT_ENA)LP_VAD_RESET_DONE_INT_ENA 0 (RX_MEM_THRESHOLD_INT_ENA)RX_MEM_THRESHOLD_INT_ENA

Description

I2S interrupt enable register.

Fields

RX_DONE_INT_ENA

The interrupt enable bit for the i2s_rx_done_int interrupt

RX_HUNG_INT_ENA

The interrupt enable bit for the i2s_rx_hung_int interrupt

RX_FIFOMEM_UDF_INT_ENA

The interrupt enable bit for the i2s_rx_fifomem_udf_int interrupt

LP_VAD_DONE_INT_ENA

The interrupt enable bit for the vad_done_int interrupt

LP_VAD_RESET_DONE_INT_ENA

The interrupt enable bit for the vad_reset_done_int interrupt

RX_MEM_THRESHOLD_INT_ENA

The interrupt enable bit for the rx_mem_threshold_int interrupt

Links

() ()